Address offset: 0x0A0 + (n × 0x4)
CTI Channel to Trigger Enable register
The CTIOUTENn register defines which channels can generate a ctitrigout[n] output. There is a bit for each of the four channels implemented. This register affects the mapping from application trigger to trigger outputs.
| Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ID | D | C | B | A | |||||||||||||||||||||||||||||||
| Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
| ID | R/W | Field | Value ID | Value | Description | ||||||||||||||||||||||||||||||
| A-D |
RW |
TRIGOUTEN[i] (i=0..3) |
Enables a cross trigger event to ctitrigout when channel i is activated. |
||||||||||||||||||||||||||||||||
|
Disabled |
0 |
Channel i is ignored by output trigger n. |
|||||||||||||||||||||||||||||||||
|
Enabled |
1 |
When an event occurs on channel i, generate an event on output event n (ctitrigout[n]). |
|||||||||||||||||||||||||||||||||