When accessing memories or peripherals across bus bridges, additional access latency will occur. An example of this is when the network core accesses the application core memory or peripherals.
When accessing memories or peripherals across bus bridges, additional access latency will occur. An example of this is when the network core accesses the application core memory or peripherals.