Address offset: 0xBC5
Buffered GPIO pin Direction
The value in this register is passed to DIR on a Counter0 event (write sets dirty status). Real Time Peripherals VIO.
| Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| ID | P | O | N | M | L | K | J | I | H | G | F | E | D | C | B | A | |||||||||||||||||||
| Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
| ID | R/W | Field | Value ID | Value | Description | ||||||||||||||||||||||||||||||
| A-P |
RW |
PIN[i] (i=0..15) |
|||||||||||||||||||||||||||||||||
|
INPUT |
0x0 |
Pin is set as input |
|||||||||||||||||||||||||||||||||
|
OUTPUT |
0x1 |
Pin is set as output |
|||||||||||||||||||||||||||||||||