nRF52820 Engineering B Errata

nRF52820 Engineering B Errata
Revision history
New and inherited anomalies
[20] RTC: Register values are invalid
[36] CLOCK: Some registers are not reset when expected
[66] TEMP: Linearity specification not met with default settings
[78] TIMER: High current consumption when using timer STOP task only
[136] System: Bits in RESETREAS are set when they should not be
[173] GPIO: Writes to LATCH register take several CPU cycles to take effect
[176] System: Flash erase through CTRL-AP fails due to watchdog time-out
[184] NVMC: Erase or write operations from the external debugger fail when CPU is not halted
[187] USBD: USB cannot be enabled
[210] GPIO: Bits in GPIO LATCH register are incorrectly set to 1
[219] TWIM: I2C timing spec is violated at 400 kHz
[223] USBD: Unexpected behavior after reset
[225] RADIO: RSSI parameter adjustment
[228] RADIO: No interrupt is generated for SYNC event
[233] NVMC: NVMC READYNEXT not generated
[243] RADIO: T_IFS is inaccurate with Bluetooth Long Range
[245] RADIO: CRC is wrong when data whitening is enabled and address field is included in CRC calculation
[246] System: Intermittent extra current consumption when going to sleep
[248] RADIO: Reading DTX in MODECNF0 gives incorrect value
[251] NVMC: NVMC ERASEALL is blocked when access port protection is enabled
[258] RADIO: PHYEND event is delayed for some AoA and AoD configurations

Back to home page